

EPSRC Centre for Doctoral Training in Pervasive Parallelism

Functional Interface for Performance Portability on Parallel Accelerators



Christophe Dubach

ARM Research Summit, September 2019

Hardware accelerators

Architectures





Applications



000

Requirements

Energy

47

Mem

. . . .

...


Security

Hardware accelerators




Requirements

Current landscape




What we need



What is the right interface for HW accelerators?

What is the right interface for HW accelerators?



Functional approach

Abstract

Expresses algorithm (WHAT), not implementation (HOW)


High-level

Captures plenty of algorithmic meta-info for analysis

Pure

Easy to transform

Safe



Expressive


- Control flow
- Memory management

Composable

Easier to maintain, codereuse

```
gemv(mat, x, y, α, β) =
map(+, zip(
  map(λ row → scal(α, dotProduct(row, x)), mat),
  scal(β, y) ) )
```


Lift



Lift

www.lift-project.org

Functional data-parallel language and compiler




1 for (int i = 0; i < M; i++) { for (int j = 0; j < N; j++) { for (int k = 0; k < K; k++) { temp[k + K*j + K*N*i] =A[k + K*i] * B[k + K*i];} for (int k = 0; k < K; k++) { C[j + N*i] += temp[k + K*j + K*N*i]; } } 12 }

Lift IR

www.lift-project.org

Algorithmic patterns	Data types	Address space operators	Casters	Data operators
Map, Reduce Zip, Split Scatter, Gather Slide	Int, Float Vector Array	toGlobal toLocal toPrivate	toVector toScalar	add, mul dot tanh



- Virtual composable data layout transformations
 Reorder, Transpose, Slide, Slice, etc
- Expressed with Views
- Help avoid extra memory writes

Lift IR

www.lift-project.org

Algorithmic patterns	Data types	Address space operators	Casters	Data operators
Map, Reduce Zip, Split Scatter, Gather Slide	Int, Float Vector Array	toGlobal toLocal toPrivate	toVector toScalar	add, mul dot tanh


Lift IR

www.lift-project.org

IR level	Algorithmic patterns	Data types	Address space operators	Casters	Data operators
DSL	conv, lstm blur, sharpen select	Vector Matrix Tensor			
Generic	Map, Reduce Zip, Split Scatter, Gather Slide	Int, Float Vector Array	toGlobal toLocal toPrivate	toVector toScalar	add, mul dot tanh
Platform- specific	MapGlobal MapLocal ReduceSeq	Int8 Float16 Float32	toDRAM toSRAM toRegistor	toInt8 toFloat16	VVMul MVMul VTanh

How do we achieve performance portability?

Lift: Rewrite Rules




- Express algorithmic implementation choices
- Preserve semantic correctness
- Leverage algorithmic info
- Decouples optimisation from code generation

Lift: Rewrite Rules

IR level Rewrite rules

DSL	Algorithm choices for high- level primitives Precision level 	<pre>conv() → stencilConv() conv() → gemmConv() conv() → winogradConv()</pre>
Generic	Split-join rule Map fusion rule Reduce rules 	<pre>reducePart(z,f) ↔ reorder() >> reducePart(z,f) reducePart(z,f) ↔ split(n) >></pre>
Platform- specific	Using built-ins Lowering to the platform programming model 	<pre>map(*) >> reduce(0, +) ↦ dot() map(map(f)) ↦ mapWrg(mapLcl(f)) map(f) ↦ asVector() >> map(vectorise(f)) >> asScalar()</pre>



```
1 layer(W: float[N][D], B: float[N],
2 X: float[D]): float[N] =
3 zip(W, B) >> map(λ(Wn, Bn) =>
4 zip(Wn, X) >> map(*) >> reduce(Bn, +))
```

HARD STARTING POINT


1 for (int n = 0; n < N; n++) {
2 out[n] = B[n];
3 for (int d = 0; d < D; d++) {
4 out[n] += X[d] * W[d + D*n];</pre>

Search

1 layer(W: float[N][D], B: float[N], 2 X: float[D]): float[N] =

- 3 $zip(W, B) >> map(\lambda(Wn, Bn) =>$
- 4 zip(Wn, X) >> map(*) >> reduce(Bn, +))

1 layer(W: float[N][D], B: float[N], X: float[D]): float[N] = 2 $zip(W, B) >> map(\lambda(Wn, Bn) =>$ zip(Wn, X) >> 4 5 concat(6 slice(0, (D/64)*64) >> split(64) >> map(map(*) >> reduce(0, +)) >> 8 reduce(0, +); 9 10 slice((D/64)*64, D) >> map(*) >> reduce(0, +);) >> 11 12 reduce(Bn, +)) 13



Search


1	<pre>layer(W: float[N][D], B: float[N],</pre>	
2	<pre>X: float[D]): float[N] =</pre>	
3	<pre>zip(W, B) >> map(λ(Wn, Bn) =></pre>	
4	<pre>zip(Wn, X) >> map(*) >> reduce(Bn,</pre>	+))

map(*) >> reduce(0, +)

I I I

dot_product_accel()

Built-in primitive




1 2	<pre>layer(W: float[N][D], B: float[N], X: float[D]): float[N] =</pre>
3	
4	<pre>zip(Wn, X) >></pre>
5	concat(
6	<pre>slice(0, (D/64)*64) >> split(64) >></pre>
7	<pre>map(map(*) >> reduce(0, +)) >></pre>
8	reduce(0, +),
9	
10	<pre>slice((D/64)*64, D) >></pre>
11	<pre>map(*) >> reduce(0, +)) >></pre>
12	
13	<pre>reduce(Bn, +))</pre>

Exploitation


1	<pre>layer(W: float[N][D], B: float[N],</pre>
2	X: float[D]): float[N] =
3	<pre>zip(W, B) >> mapWrg(λ(Wn, Bn) =></pre>
4	zip(Wn, X) >>
5	concat(
6	<pre>slice(0, (D/64)*64) >> split(64) >></pre>
7	<pre>mapLcl(dot_product_accel()) >></pre>
8	reduce(0, +),
9	
10	<pre>slice((D/64)*64, D) >></pre>
11	<pre>mapSeq(*) >> reduce(0, +)) >></pre>
12	
13	<pre>reduce(Bn, +))</pre>

Search



<pre>1 layer(W: float[N][D], B: float[N], 2 X: float[D]): float[N] = 3 zip(W, B) >> map(λ(Wn, Bn) => 4 zip(Wn, X) >> 5 concat(6 slice(0, (D/64)*64) >> split(64) >> 7 map(map(*) >> reduce(0, +)) >> 8 reduce(0, +),</pre>	
<pre>9 10 slice((D/64)*64, D) >> 11 map(*) >> reduce(0, +)) >> 12 13 reduce(Bn, +))</pre>	
🔶 Exploitation	
<pre>1 layer(W: float[N][D], B: float[N], 2 X: float[D]): float[N] = 3 zip(W, B) >> mapWrg(\lambda(Wn, Bn) => 4 zip(Wn, X) >> 5 concat(6 slice(0, (D/64)*64) >> split(64) >> 7 mapLcl(dot_product_accel()) >> 8 reduce(0, +), 9 10</pre>	
<pre>10 slice((D/64)*64, D) >> 11 mapSeq(*) >> reduce(0, +)) >> 12</pre>	

Search



Lift: Rewrite Rules

- Domain-specific and generic
- Reusable
- Provably correct
- Self-contained, extensible

Lift: Constraint Inference

- Required for valid search space generation when using tuning parameters
- Leverages algorithmic meta-info
- Can express heuristics and HW restrictions

Split(s) \$ [T]_N => **N % s == 0**

asVector(v) \$ $[T]_N$ => N % v == 0

Slide(len, step) o [T] => N >= len


SlideStrict(len, step) o [T]_N => N >= len && N % ((N - (len - step)) / step) == 0

Lift: Search Space Exploration

- Uniform random sampling
- Predictor models

•••

Genetic algorithms



Lift: Research Directions

Linear algebra

- Sparse data parallelism
- Optimising reductions
- Stencil computations
- 3D wave modelling
- High-level synthesis for FPGAs
- Machine Learning

Machine Learning

- Convolution inference optimisation
- Platforms: Mali GPUs, BrainWave


```
def convLayer(kernelsWeights : [[[[float]<sub>inputChannels</sub>]kernelWidth]kernelHeight]numKernel,
1
                    kernelsBiases : [float]<sub>numKernel</sub>,
2
3
                    inputData
                                     : [[[float]inputChannels]inputWidth]inputHeight,
                    padSize
                                     : (int, int, int, int),
                                                                       kernelStride
                                                                                        : (int,int))
4
 5
                    : [[[float]outWidth]outHeight]numKernel = {
6
7
      val paddedInput = pad2D(padSize, value = 0 ,inputData)
      val slidingWindows = slide2D(kernelHeight, kernelWidth, kernelStride._1, kernelStride._2, paddedInput)
8
       map2D(slidingWindow ->
9
          map((singleKernelWeights, singleKernelBias) ->
10
             reduce(init = singleKernelBias, f = (acc, (x, w)) \rightarrow \{acc + x * w\},
11
12
                zip(join(join(slidingWindow)), join(join(singleKernelWeights)))),
13
             zip(kernelsWeights, kernelsBiases)),
          slidingWindows)}
14
```

Machine Learning Convolution inference optimisation Platforms: Mali GPUs, BrainWave

<pre>def partialConv(kernelsWeights : [[[[float]]nputChannels]kernelWidth]kernelHeight]numKernels,</pre>	
val tiledInput4D = join(slide2D (θ , <i>tilingStride</i> , paddedInput))	
<pre>val tiledSlidedInput5D = map(join(slide2D((kernelHeight, kernelWidth), kernelStride)), tiledInput</pre>	ut4D)
val windowSize = inputChannels * kernelWidth * kernelHeight	
<pre>def coalesceChunkVectorizeWindow(window : [[[float]inpurChannels]kernelWidth]kernelHeight])</pre>	
<pre>val flatWindow1D = join(join(window)) val flatCoalescedWindow1D = reorder(striddenIndex(windowSize/ω), flatWindow1D) val flatCoalescedChunkedWindow1D = split(ω, flatCoalescedWindow1D) asVector(v, flatCoalescedChunkedWindow1D)</pre>	
<pre>} val tiledSlidedCoalescedChunkedVectorizedInput4D = map(tile4D -> map(window3D -> coalesceChunkVectorizeWindow(window3D), tile4D), tiledSlidedInput5D)</pre>	<pre>51 float4 dotAndSumUp(float acc, float4 1, float4 r){ return acc + dot(1, r); } 2 void partialConv(const global float* restrict kernels, const global float* restrict input, global float* out){ 3 int wg_id_1 = get_group_id(1); int wg_id_0 = get_group_id(0); </pre>
<pre>val groupedCoalescedChunkedVectorizedKernelsWeights4D = split(κ, map(singleKernelWeights -> coalesceChunkVectorizeWindow(singleKernelWeights), kernelsWeights))</pre>	<pre>s5 int l_id_0 = get_local_id(0); int l_id_1 = get_local_id(1); 6 7 private float acc_0 = 0.0f; // start map_seq_unrolled 08 private float acc_1 = 0.0f;</pre>
<pre>mapWrg(1, inputTile3D -> mapWrg(0, kernelsGroupWeights3D -> transpose(mapLcl(1, inputWindow2D -> transpose(mapLcl(0, (inputWindowChunk1D, kernelsGroupChunk2D) -> mapSeq(singleKernelReducedChunk -> toGlobal(singleKernelReducedChunk), join(</pre>	<pre>19 10 private float acc_7 = 0.0f; // end map_seq_unrolled 11 32 for (int i = 0; i < 36; i+) { // start reduce_seq 33 private float4 inputElem = vload4(((1_id_0+(32*i))%128)/4 + (i wg_id_1 l_id_0 l_id_1),input) 14</pre>
<pre>reduceSeq(reduceSeq(init = mapSeq(toPrivate(id(Value(0, [float]_K)))), f = (acc, (inputValue, kernelsGroupValue1D)) -> let(inputValuePrivate -> </pre>	<pre>15 // start map_seq_unrolled 46 acc_0 = dotAndSumUp(acc_0, inputElem, vload4(0 + l_id_0 % 4 + (l_id_0/4 + (8*i) + (2304*wg_id_0)), kernels); 47 acc_1 = dotAndSumUp(acc_1, inputElem, vload4(288 + l_id_0 % 4 + (l_id_0/4 + (8*i) + (2304*wg_id_0)), kernels); 48 49 acc_7 = dotAndSumUp(acc_7, inputElem, vload4(2304 + l_id_0 % 4 + (l_id_0/4 + (8*i) + (2304*wg_id_0)), kernels); 49 acc_7 = dotAndSumUp(acc_7, inputElem, vload4(2304 + l_id_0 % 4 + (l_id_0/4 + (8*i) + (2304*wg_id_0)), kernels); 49 acc_7 = dotAndSumUp(acc_7, inputElem, vload4(2304 + l_id_0 % 4 + (l_id_0/4 + (8*i) + (2304*wg_id_0)), kernels); 49 acc_7 = dotAndSumUp(acc_7, inputElem, vload4(2304 + l_id_0 % 4 + (l_id_0/4 + (8*i) + (2304*wg_id_0)), kernels); 40 acc_7 = dotAndSumUp(acc_7, inputElem, vload4(2304 + l_id_0 % 4 + (l_id_0/4 + (8*i) + (2304*wg_id_0)), kernels); 41 acc_7 = dotAndSumUp(acc_7, inputElem, vload4(2304 + l_id_0 % 4 + (l_id_0/4 + (8*i) + (2304*wg_id_0)), kernels); 42 acc_7 = dotAndSumUp(acc_7, inputElem, vload4(2304 + l_id_0 % 4 + (l_id_0/4 + (8*i) + (2304*wg_id_0)), kernels); 43 acc_7 = dotAndSumUp(acc_7, inputElem, vload4(2304 + l_id_0 % 4 + (l_id_0/4 + (8*i) + (2304*wg_id_0)), kernels); 44 acc_7 = dotAndSumUp(acc_7, inputElem, vload4(2304 + l_id_0 % 4 + (l_id_0/4 + (8*i) + (2304*wg_id_0)), kernels); 45 acc_7 = dotAndSumUp(acc_7, inputElem, vload4(2304 + l_id_0 % 4 + (l_id_0/4 + (8*i) + (2304*wg_id_0)), kernels); 45 acc_7 = dotAndSumUp(acc_7, inputElem, vload4(2304 + l_id_0 % 4 + (l_id_0/4 + (8*i) + (2304*wg_id_0)), kernels); 45 acc_7 = dotAndSumUp(acc_7, inputElem, vload4(2304 + l_id_0 % 4 + (l_id_0/4 + (8*i) + (140*vp_id_0)), kernels); 45 acc_7 = dotAndSumUp(acc_7, inputElem, vload4(2304 + l_id_0 % 4 + (140*vp_id_0)), kernels); 45 acc_7 = dotAndSumUp(acc_7, inputElem, vload4(2304 + l_id_0 % 4 + (140*vp_id_0)), kernels); 45 acc_7 = dotAndSumUp(acc_7, inputElem, vload4(2304 + l_id_0)), kernels); 45 acc_7 = dotAndSumUp(acc_7, inputElem, vload4(2304 + l_id_0)); 45 acc_7 = dotAndSumUp(acc_7, i</pre>
<pre>mapSeq((accValue, singleKernelValue) -></pre>	<pre>20</pre>
<pre>zip(inputWindow2D, transpose(kernelsGroupWeights3D)))),</pre>	<pre>24 Out[(72 + 1_id_0 + (8 * 1_id_1) + (576 * wg_id_0) + (9216 * wg_id_1))] = acc_0; 25 Out[(72 + 1_id_0 + (8 * 1_id_1) + (576 * wg_id_0) + (9216 * wg_id_1))] = acc_1; 26 Out[(144 + 1_id_0 + (8 * 1_id_1) + (576 * wg_id_0) + (9216 * wg_id_1))] = acc_2; 27</pre>
groupedCoalescedChunkedVectorizedKernelsWeights4D), tiledSlidedCoalescedChunkedVectorizedInput4D)	28 out[504 + 1_id_0 + (8 * 1_id_1) + (576 * wg_id_0) + (9216 * wg_id_1))] = acc_8; 29 } // end map_seq_unrolled

Machine Learning

- Convolution inference optimisation
- Platforms: Mali GPUs, BrainWave



VGG layers on Mali G72



Naums Mogers, PhD student, Edinburgh *How to best exploit HW accelerators?*



Christof Schlaak, PhD student, Edinburgh *How to generate accelerator architectures?*



Lu Li, Postdoctoral Researcher, Edinburgh How to optimise the host code? How to drive the rewriting process?



Christophe Dubach, Reader, Edinburgh *All of the above*

Lift source code is published

https://github.com/lift-project/lift

http://www.lift-project.org

References

(icons) Noun Project, <u>https://thenounproject.com</u> (icons) Font Awesome, <u>https://fontawesome.com</u>